Valerio Tenace - Veröffentlichungen allgemein

(1 - 13 von 13

)

Program plc2.com

plc2.com

WebValerio Tenace - Rapid Silicon Inc. An HDL-Aware Pair Programmer from the Future (English, 45 min) 5: :30 pm Thursday - July 6 Lucky Draw Coffee break Lunch break …

NBTI effects on tree-like clock distribution networks - CORE

core.ac.uk

By Andrea Calimera, Enrico Macii, Massimo Poncino, Sandeep Miryala and Valerio Tenace. Year: OAI identifier: oai:porto.polito.it: Provided by: ...

VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification...

link.springer.com

This book contains extended and revised versions of the best papers presented at the 24th IFIP WG IEEE International Conference on Very Large Scale...

Design, Automation & Test in Europe Conference & Exhibition, DATE...

researchr.org

1-6 [doi] · Pass-XNOR logic: A new logic style for P-N junction based graphene circuitsValerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino.

Future Internet | An Open Access Journal from MDPI

www.oalib.com

Layer-Wise Compressive Training for Convolutional Neural Networks · Andrea Calimera,Matteo Grimaldi,Valerio Tenace · An Agent Based Model to Analyze the ... › journal

POLITECNICO DI TORINO Repository ISTITUZIONALE - CORE

core.ac.uk

von V Tenace · Zitiert von: 3 — Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino. Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, ... › download › pdf

VLSI-SoC: System-on-Chip in the Nanoscale Era - Springer

link.springer.com

von T Hollstein · · Zitiert von: 4 — Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits. Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino. Pages › book

Row-based body-bias assignment for dynamic thermal clock-skew...

researchr.org

Valerio Tenace, Sandeep Miryala, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino. Row-based body-bias assignment for dynamic thermal ...

Row-Based Body-Bias Assignment for Dynamic Thermal Clock-Skew...

core.ac.uk

... for Dynamic Thermal Clock-Skew Compensation. By Enrico Macii, Andrea Calimera, Valerio Tenace, Alberto Macii, Massimo Poncino and Sandeep Miryala.

IEEE International Symposium on Circuits and Systems, ISCAS 2016,...

researchr.org

2896 [doi] · Enabling quasi-adiabatic logic arrays for silicon and beyond-silicon technologiesValerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino.

Pass-XNOR Logic: A new Logic Style for P-N Junction based Graphene...

core.ac.uk

By Andrea Calimera, Enrico Macii, Valerio Tenace and Massimo Poncino. OAI identifier: oai:porto.polito.it: Provided by: PORTO Publications Open ...

NBTI effects on tree-like clock distribution networks - researchr...

researchr.org

Wei Liu, Sandeep Miryala, Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino. NBTI effects on tree-like clock distribution networks. In Erik ...

Verwandte Suchanfragen zu Valerio Tenace

Massimo Poncino
Victor Champac
Mohammad Houshmand

Personen
Vorname "Valerio" (790)
Name "Tenace" (57)

sortiert nach Relevanz / Datum

Erweiterte Suche

Person-Suchen: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Veröffentlichungen allgemein Valerio Tenace